													REVIS	SIONS								
					LT	ΓR				DESC	RIPTI	ON			I	DATE	(YY-MM-	DD)	A	PPRO	OVED	
Prepared	in acc	ordar	nce wit	h ASN	ИЕ Y1	4.24													Vend	or iten	n draw	ing
REV																						
PAGE	40	41	42	43	44	45	46	47	48	49	50	51										
REV																						
PAGE	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39
REV STA			REV	,																		39
OF PAGE	ES		PAG	F		1	2	3	4	5	6	7	8	9	10	11	12	13				39
PMIC N/A	4								DEFENSE SUPPLY CENTER, COLUMBUS						13	14	15	16	17			
				PRE									DEF	ENSI		PPLY	CEI	NTEF	R, CO			17
Original date of drawing CHECKED BY				PRE		V. Ng							DEF	ENSI		PPLY	CEI	l	R, CO			17
Original date of drawing Ch		ing	PRE	hanh	V. Ng D BY	uyen					TIT		ENSI		PPLY	CEI	NTEF	R, CO			17	
			ing	PRE T CHE	hanh ECKEI	V. Ng D BY V. Ng	uyen					MIC	L E	IRCU	JIT, [PPLY DLUN	/ CEI //BUS	NTER S, OH	R, CO	LUM	BUS	17
Y	Y-MM-	DD	ing	PRE T CHE T	hanh ECKEI hanh PROVI	V. Ng D BY V. Ng ED BY	uyen					MIC	L E	IRCU	JIT, [PPLY DLUN	/ CEI //BUS	NTER S, OH	R, CO	LUM	BUS	17
Y		DD	ing	PRE T	Thanh CKEI Thanh PROVE	V. Ng V. Ng ED BY	uyen uyen less	NT N	0.			MIC SIG	L E ROC NAL	IRCU	JIT, [PPLY DLUN	/ CEI //BUS	NTER S, OH	R, CO	LUM	BUS	17
Y	Y-MM-	DD	ing	PRE T CHE T APP T SIZE	Thanh Thanh Thanh Thoma	V. Ng V. Ng ED BY	uyen					MIC SIG	L E	IRCU	JIT, [CES	PPLY DLUM DIGIT SOR	AL, (NTER S, OH	R, CO	LUM	BUS	17
Y	Y-MM-	DD	ing	PRE T CHE T APP T SIZE	Thanh CKEI Thanh PROVE	V. Ng V. Ng ED BY	uyen uyen less		o. 236			MIC SIG	L E ROC NAL	IRCU	JIT, [CES	PPLY DLUM DIGIT SOR	AL, (NTER S, OH	R, CO	LUM	BUS	17

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance digital signal processor microcircuit, with an operating temperature range of -40°C to +100°C for device type 01 and -55°C to +125°C for device type 02 as shown in 1.2.1 below.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/03610	-	<u>01</u> 	X T	Ę
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

Device type	<u>Generic</u>	Circuit function
01	320VC33-EP	Digital signal processor
02	320VC33-EP	Digital signal processor

1.2.2 <u>Case outline(s)</u>. The case outlines shall be as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
X	144	MS-026	Plastic quad flatpack
Υ	144		Ceramic ball grid array

1.2.3 <u>Lead finishes</u>. The lead finishes shall be as specified below or other lead finishes as provided by the device manufacture:

Finish designator	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage range (DV_{DD}) Supply voltage range (CV_{DD}) Input voltage range (V_{I}) Output voltage range (V_{O}) Continuous power dissipation (worst case) (P_{D}) Storage temperature range (T_{STG}) Case operating temperature range (T_{C}): Device type 01 Device type 02	-0.3 V to +2.4 V <u>2/</u> -1.0 V to +4.6 V <u>3/</u> -0.3 V to +4.6 V 500 mW <u>4/</u> -55°C to +150°C <u>5/</u> -40°C to +100°C	
1.4 Recommended operating conditions. 2/ 6/ T / 8/ Supply voltage range for the core CPU (CV _{DD}) Supply voltage range for the I/O pins (DV _{DD}) Supply ground (V _{SS}) High level input voltage range (V _{IH}) Low level input voltage range (V _{IL}) Maximum high level output current (I _{OH}) Maximum low level output current (I _{OL}) Case operating temperature range (T_C):	$\begin{array}{ccccc} 3.0 \text{ V to } 3.6 \text{ V} & \underline{10}/\\ 0.0 \text{ V} & \\ 0.7 \text{ x DV}_{DD} \text{ to DV}_{DD} + 0.3 \text{ V} \\ -0.3 \text{ V to } 0.3 \text{ x DV}_{DD} & \underline{3}/\\ 4.0 \text{ mA} \end{array}$	<u>3</u> /
Device type 01	-55°C to +125°C	

^{10/} DV_{DD} should not exceed CV_{DD} by more than 2.5 V.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 3

Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} All voltage values are with respect to Vss.

 $[\]underline{3}$ / Absolute dc input level should not exceed the DV_{DD} or V_{SS} supply rails by more than 0.3 V. An instantaneous low current pulse of < 2 ns, < 10 mA, and < 1 V amplitude is permissable.

^{4/} Actual operating power is much lower. This value was obtained under specially produced worst-case test conditions for the device, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external data and address buses at the maximum possible rate with a capacitive load of 30 pF. See normal (I_{DD}) current specification in table I herein.

^{5/} Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life.

^{6/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

^{7/} All inputs and I/O pins are configured as inputs.

^{8/} All inputs and I/O pins use a Schmidt hysteresis inputs except SHZ and D0 – D31. Hysteresis is approximately 10% of DV_{DD} and is centered at 0.5 x DV_{DD}.

 $[\]underline{9}$ / CV_{DD} should not exceed DV_{DD} by more than 0.7 V. (Use a Schottky clamp diode between these supplies.)

2. APPLICABLE DOCUMENTS

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture

(Applications for copies should be addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150 or at http://www.ieee.org).

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industry Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or at http://www.jedec.org).

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.4 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 Functional block diagram. The functional block diagram shall be as shown in figure 2.
 - 3.5.3 Terminal connections. The terminal connections shall be as shown in figure 3.
 - 3.5.4 Test circuit and timing waveforms. The test circuit and timing waveforms shall be as shown in figure 4.
 - 3.5.5 Boundary scan instruction code. The boundary scan instruction code shall be as shown in figure 5.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions 1/ 2/ 3.0 V \leq DV _{DD} \leq 3.6 V 1.71 V \leq CV _{DD} \leq 1.89 V	Temperature, T _C	Device type	Lir	Max	Unit	
		unless otherwise specified		Min Max	Max 0.4 0.4 +5.0 +5.0 10 -10 -10 10 -10 -10			
High level output voltage	V _{OH}	DV _{DD} = Min, I _{OH} = Max	25°C, -40°C to 100°C	01	2.4	0.4 0.4 +5.0 +5.0 10 10 -10	V	
			25°C, -55°C to 125°C	02	2.4			
Low level output voltage	V _{OL}	DV _{DD} = Min, I _{OL} = Max	25°C, -40°C to 100°C	01		0.4	V	
			25°C, -55°C to 125°C	02		0.4		
High impedance current	IZ	DV _{DD} = Max	25°C	All	-5.0	+5.0	μΑ	
Input current	I	$V_{I} = V_{SS}$ to DV_{DD}	25°C	All	-5.0	+5.0	μΑ	
Input current (with internal	I _{IPU}	Inputs with internal pullups 3/	25°C, -40°C to 100°C	01	-600	10	μА	
pullup)			25°C, -55°C to 125°C	02	-600	10		
Input current (with internal	I _{IPD}	Inputs with internal pulldowns	25°C, -40°C to 100°C	01	600	600 -10	μА	
pulldown)		<u>3</u> /	25°C, -55°C to 125°C	02	600			
Input current (with bus	I _{BKU}	Bus keeper opposes until	25°C, -40°C to 100°C	01	-600	Max 0.4 0.4 +5.0 +5.0 10 10 -10 10 10	μА	
keeper) pullup <u>4</u> /		conditions match	25°C, -55°C to 125°C	02	-600			
Input current (with bus	I _{BKD}		25°C, -40°C to 100°C	01	600	-10	μΑ	
keeper) pulldown <u>4</u> /			25°C, -55°C to 125°C	02	600	-10		
Supply current, pins	I _{DDD}	$DV_{DD} = Max, f_X = 60 MHz$	25°C	01		120	mA	
<u>5</u> / <u>6</u> /		$DV_{DD} = Max, f_X = 75 MHz$	25°C	02		260		
Supply current, core CPU	I _{DDC}	$CV_{DD} = Max, f_X = 60 MHz$	25°C	01		80	mA	
<u>5</u> / <u>6</u> /		$CV_{DD} = Max, f_X = 75 MHz$	25°C	02		215	=	

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $1/2/3.0 \text{ V} \le \text{DV}_{\text{DD}} \le 3.6 \text{ V}$ $1.71 \text{ V} \le \text{CV}_{\text{DD}} \le 1.89 \text{ V}$	Temperature, T _C	Device type	Lin	nits	Unit						
		unless otherwise specified			Min	Max							
IDLE2, Supply current, I _{DDD} plus I _{DDC}	I _{DD}	PLL enabled, oscillator enabled	25°C, -40°C to 100°C	01	2 ty	typical typical typical typical typical typical typical typical 10 10 10 15 15	mA						
Pido IDDO									25°C, -55°C to 125°C	02	2 ty	pical	
		PLL disabled, oscillator enabled	25°C, -40°C to 100°C	01	500 t	ypical	μΑ						
			25°C, -55°C to 125°C	02	500 t	ypical							
		PLL disabled, oscillator disabled, FLCK = 0	25°C, -40°C to 100°C	01	50 typical								
			25°C, -55°C to 125°C	02	50 typical								
Input capacitance 7/	Cı	All inputs except XIN	25°C	All		10	pF						
		XIN input				10							
Output capacitance 7/	Co		25°C	All		10	pF						
Phas	e-locked lo	oop characteristics using EXTCL	K or on-chip crystal osc	illator 8	/								
Frequency range, PLL input	F _{pllin}		25°C, -40°C to 100°C	01	5	15	MHz						
<u>7/</u>			25°C, -55°C to 125°C	02	5	15							
Frequency range, PLL output 7/	F _{pllout}		25°C, -40°C to 100°C	01	25	10 10 10 10	MHz						
<u>I</u> I			25°C, -55°C to 125°C	02	25	75							
PLL current, CV_{DD} supply $\underline{7}$ /	I _{pll}		25°C, -40°C to 100°C	01		ypical typical typical typical typical typical typical 10 10 15 15 75 75 2 2	mA						
			25°C, -55°C to 125°C	02									
PLL power, CV_{DD} supply $\underline{7}$ /	P _{pII}		25°C, -40°C to 100°C	01		5	mW						
			25°C, -55°C to 125°C	02		5							
PLL output duty cycle at H1	PLL _{dc}		25°C, -40°C to 100°C	01	45	55	%						
<u>7</u> /			25°C, -55°C to 125°C	02	45	55							
PLL output jitter,	PLLJ		25°C, -40°C to 100°C	01		400	ps						
$F_{pllout} = 25 \text{ MHz} \frac{7}{}$			25°C, -55°C to 125°C	02		400							
PLL lock time in input cycles	PLL _{LOCK}		25°C, -40°C to 100°C	01		1000	cycles						
			25°C, -55°C to 125°C	02	50 typical 10 10 10 8/ 5 15 5 15 25 75 25 75 22 2 5 5 45 55 45 55 400 400 1000								

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ 3.0 V \leq DV _{DD} \leq 3.6 V	Temperature, T _C	Device type	Lin	nits	Unit
	$1.71 \text{ V} \leq \text{CV}_{\text{DD}} \leq 1.89 \text{ V}$ unless otherwise specified			Min	Max	-	
	(Circuit parameters for on-chip cry	/stal oscillator <u>9</u> /				ı
Oscillator internal supply	Vo	See figure 4	25°C, -40°C to 100°C	01	CV _{DD}	typical	V
voltage			25°C, -55°C to 125°C	02	CV _{DD}	typical	
Fundamental mode	Fo		25°C, -40°C to 100°C	01	1	20	MHz
frequency range 7/			25°C, -55°C to 125°C	02	1	20	
DC bias point (input	V _{bias}		25°C, -40°C to 100°C	01	40	60	%Vo
threshold) 7/			25°C, -55°C to 125°C	02	40	60	
Feedback resistance 7/	R _{fbk}		25°C, -40°C to 100°C	01	100	500	kΩ
			25°C, -55°C to 125°C	02	100	500	
Small signal ac output	Rout		25°C, -40°C to 100°C	01	250	1000	Ω
impedance <u>7</u> /			25°C, -55°C to 125°C	02	250	1000	
The ac output voltage with	V_{xoutac}		25°C, -40°C to 100°C	01	85 ty	pical	%V ₀
test crystal 10/			25°C, -55°C to 125°C	02	85 ty	pical	
The ac input voltage with	V _{xinac}		25°C, -40°C to 100°C	01	85 ty	pical	%Vo
test crystal 10/			25°C, -55°C to 125°C	02	85 ty	pical	
$V_{xin} = V_{xinh}, I_{xout} = 0, F_O = 0$ (logic input) $\underline{7}$ /	V _{xoutl}		25°C, -40°C to 100°C	01	V _{SS} -0.1	V _{SS} +0.3	V
			25°C, -55°C to 125°C	02	V _{SS} -0.1	V _{SS} +0.3	
$V_{xin} = V_{xinl}, I_{xout} = 0, F_O = 0$ (logic input) $\underline{7}/$	V_{xouth}		25°C, -40°C to 100°C	01	CV _{DD} -0.3	CV _{DD} +0.1	V
			25°C, -55°C to 125°C	02	CV _{DD} -0.3	CV _{DD} +0.1	
When used for logic level	V _{inl}		25°C, -40°C to 100°C	01	-0.3	0.2V _O	V
input, oscillator enabled 7/			25°C, -55°C to 125°C	02	-0.3	0.2V _O	
When used for logic level input, oscillator enabled 7/	V _{inh}		25°C, -40°C to 100°C	01	0.8V ₀	DV _{DD} +0.3	V
			25°C, -55°C to 125°C	02	0.8V _O	DV _{DD} +0.3	

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ $3.0 \text{ V} \leq \text{DV}_{\text{DD}} \leq 3.6 \text{ V}$ $1.71 \text{ V} \leq \text{CV}_{\text{DD}} \leq 1.89 \text{ V}$ unless otherwise specified		Temperature, T _C	Device type	Lin	nits	Unit				
						Min	Max					
	Circui	t parameters fo	or on-chip crystal	oscillator - Continued 9	/	l						
When used for logic level input, oscillator disabled	V _{xinh}	See figure 4		25°C, -40°C to 100°C	01	0.7 DV _{DD}	DV _{DD} +0.3	V				
<u>7/</u>				25°C, -55°C to 125°C	02	0.7 DV _{DD}	DV _{DD} +0.3					
XOUT internal load capacitance <u>7</u> /	C _{xout}			25°C	All	2	5	pF				
XIN internal load capacitance <u>7</u> /	C_{xin}			25°C	All	2	5	pF				
Delay time, XIN to H1, x1 and x0.5 modes	t _{d(XIN-H1)}			25°C, -40°C to 100°C	01	2	8	ns				
and xo.5 modes				25°C, -55°C to 125°C	02		8					
Input current, feedback	I _{inl}			25°C, -40°C to 100°C	01		50	μΑ				
enabled, $V_{il} = 0 \frac{7}{}$				25°C, -55°C to 125°C	02		50					
Input current, feedback enabled, V _{il} = V _{ih} 7/	l _{inh}			25°C, -40°C to 100°C	01		-50	μΑ				
enabled, $V_{\parallel} = V_{\parallel h} \frac{II}{I}$	100, VII — VIN <u>1</u> 1			25°C, -55°C to 125°C	02		-50					
		Timing requ	uirements for EXT	CLK, all modes								
Rise time, EXTCLK 7/	$t_{r(EXTCLK)}$	See figure 4	$F = F_{max}$, x0.5 and x1 modes	25°C, -40°C to 100°C	01		1	ns				
						and X1	and X1 modes	25°C, -55°C to 125°C	02		1	
				$F < F_{max}$	25°C, -40°C to 100°C	01		4	=			
						25°C, -55°C to 125°C	02		4			
Fall time, EXTCLK 7/	$t_{f(EXTCLK)}$		$F = F_{max}$, x0.5 and x1 modes	25°C, -40°C to 100°C	01		1	ns				
			and X1 modes	25°C, -55°C to 125°C	02		1					
			$F < F_{max}$	25°C, -40°C to 100°C	01		4					
				25°C, -55°C to 125°C	02		4					
Pulse duration, EXTCLK	$t_{w(\text{EXTCLKL})}$		x5 mode	25°C, -40°C to 100°C	01	21		ns				
low <u>7</u> /				25°C, -55°C to 125°C	02	21						
		x	x1 mode	25°C, -40°C to 100°C	01	5.5						
					25°C, -55°C to 125°C	02	5.5					
			x0.5 mode	25°C, -40°C to 100°C	01	4						
				25°C, -55°C to 125°C	02	4						

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	3.0 V ≤	ions $\underline{1}/\underline{2}/$ $DV_{DD} \le 3.6 \text{ V}$	Temperature, T _C	Device type	Lin	nits	Unit							
			$CV_{DD} \le 1.89 V$ erwise specified			Min	Max								
	Tir	ning requireme	ents for EXTCLK, a	III modes - Continued											
Pulse duration, EXTCLK	t _{w(EXTCLKH)}	See figure 4	x5 mode	25°C, -40°C to 100°C	01	21		ns							
high <u>7</u> /				25°C, -55°C to 125°C	02	21									
			x1 mode	25°C, -40°C to 100°C	01	5.5									
				25°C, -55°C to 125°C	02	5.5									
			x0.5 mode	25°C, -40°C to 100°C	01	4									
				25°C, -55°C to 125°C	02	4									
Duty cycle, EXTCLK	t _{dc(EXTCLK)}		x5 PLL mode 7/	25°C, -40°C to 100°C	01	40	60	%							
$[t_{w(EXTCLKH)}/t_{c(H)}]$				25°C, -55°C to 125°C	02	40	60								
				25°C, -40°C to 100°C	01	45	55								
	modes, $F = F_{max}$	25°C, -55°C to 125°C	02	45	55										
		modes, $F = 0 \text{ Hz } \underline{7}/$ $x5 \text{ mode } \underline{7}/$	25°C, -40°C to 100°C	01	0	100									
											25°C, -55°C to 125°C	02	0	100	
Cycle time, EXTCLK	t _{c(EXTCLK)}		x5 mode <u>7</u> /	25°C, -40°C to 100°C	01	66.7	200	ns							
						1		25°C, -55°C to 125°C	02	66.7	200				
					x1 mode	25°C, -40°C to 100°C	01	13.3							
				25°C, -55°C to 125°C	02	13.3									
			x0.5 mode <u>7</u> /	25°C, -40°C to 100°C	01	10									
				25°C, -55°C to 125°C	02	10									
Frequency range,	F _{ext}	=	x5 mode <u>7</u> /	25°C, -40°C to 100°C	01	5	15	MHz							
1/t _{c(EXTCLK)}				25°C, -55°C to 125°C	02	5	15	_							
			x1 mode	25°C, -40°C to 100°C	01	0	75								
				25°C, -55°C to 125°C	02	0	75	1							
		,	>		>	x0.5 m	x0.5 mode <u>7</u> /	25°C, -40°C to 100°C	01	0	100	1			
				25°C, -55°C to 125°C	02	0	100	1							

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 9

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	3.0 V ≤ D	ons $1/2/$ $0V_{DD} \le 3.6 V$	Temperature, T _C	Device type	Lin	nits	Unit
		$1.71 \text{ V} \leq \text{CV}_{\text{DD}} \leq 1.89 \text{ V}$ unless otherwise specified				Min	Max	
Switchin	ng character	istics for EXTC	LK over recomm	ended operating conditi	ons, all m	odes	•	
Mid-level, used to measure	V _{mid}	See figure 4		25°C, -40°C to 100°C	01	0.5DV _D	_D typical	V
duty cycle				25°C, -55°C to 125°C	02	0.5DV _D	_D typical	
Delay time, EXTCLK to H1	t _{d(EXTCLK-H)}		x1 mode	25°C, -40°C to 100°C	01	2	7	ns
and H3 <u>7</u> /				25°C, -55°C to 125°C	02	2	7	
			x0.5 mode	25°C, -40°C to 100°C	01	2	7	
				25°C, -55°C to 125°C	02	2	7	
Rise time, H1 and H3 7/	t _{r(H)}			25°C, -40°C to 100°C	01		3	ns
				25°C, -55°C to 125°C	02		3	
Fall time, H1 and H3 7/	t _{f(H)}			25°C, -40°C to 100°C	01		3	ns
				25°C, -55°C to 125°C	02		3	
Delay time, from H1 low to	t _{d(HL-HH)}			25°C, -40°C to 100°C	01	-1.5	2	ns
H3 high or from H3 low to H1 high <u>7</u> /				25°C, -55°C to 125°C	02	-1.5	2	
Cycle time, H1 and H3	t _{c(H)}		x5 PLL mode	25°C, -40°C to 100°C	01	1/(5fext) typical	ns
				25°C, -55°C to 125°C	02	1/(5fext) typical	
			x1 mode	25°C, -40°C to 100°C	01	1/fext	typical	
				25°C, -55°C to 125°C	02	1/fext	typical	
			x0.5 mode	25°C, -40°C to 100°C	01	2/fext	typical	
				25°C, -55°C to 125°C	02	2/fext	typical	
		Timing require	ments for memo	ry read/write 11/	•	•		
Setup time, data before H1	t _{su(D-H1L)R}	See figure 4		25°C, -40°C to 100°C	01	5		ns
low (read) <u>7</u> /				25°C, -55°C to 125°C	02	5		
Hold time, data after H1	t _{h(H1L-D)R}	1		25°C, -40°C to 100°C	01	-1		ns
low (read) <u>7</u> /				25°C, -55°C to 125°C	02	-1		
Setup time, RDY before	t _{su(RDY-H1H)}	1		25°C, -40°C to 100°C	01	5		ns
H1 high				25°C, -55°C to 125°C	02	5		

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 10

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	3.0 V ≤ D'	ns $1/2/V_{DD} \le 3.6 \text{ V}$	Temperature, T _C	Device type	Lir	nits	Unit		
			$V_{DD} \le 1.89 \text{ V}$ wise specified			Min	Max			
	Timin	g requirements	for memory read	d/write - Continued 11/	l					
Hold time, RDY after	t _{h(H1H-RDY)}	See figure 4		25°C, -40°C to 100°C	01	-1		ns		
H1 high <u>7</u> /				25°C, -55°C to 125°C	02	-1				
Delay time, address valid to RDY 7/	t _{d(A-RDY)}		2		01		P-7 <u>10</u> /	ns		
				25°C, -55°C to 125°C	02		P-6 <u>10</u> /			
Valid time, data valid after	t _{v(A-D)}	See figure 4	0 wait state, C _L = 30 pF	25°C, -40°C to 100°C	01		9	ns		
address PAGEx, or STRB			О[– 30 рі	25°C, -55°C to 125°C	02		6			
valid <u>7</u> /			1 wait state	25°C, -40°C to 100°C	01		t _{c(H)} +9			
				25°C, -55°C to 125°C	02		t _{c(H)} +6			
Switching	characteristi	ics over recomm	nended operatin	g conditions for memor	y read/wri	te <u>11</u> /	1			
Delay time, H1 low to STRB low	t _{d(H1L-SL)}	See figure 4		25°C, -40°C to 100°C	01	-1 <u>7</u> /	4	ns		
						25°C, -55°C to 125°C	02	-1 <u>7</u> /	3	
Delay time, H1 low to STRB high	t _{d(H1L-SH)}					25°C, -40°C to 100°C	01	-1 <u>7</u> /	4	ns
				25°C, -55°C to 125°C	02	-1 <u>7</u> /	3			
Delay time, H1 high to R/W low (write)	t _{d(H1H-RWL)W}			25°C, -40°C to 100°C	01	-1 <u>7</u> /	4	ns		
				25°C, -55°C to 125°C	02	-1 <u>7</u> /	3			
Delay time, H1 low to address valid	t _{d(H1L-A)}			25°C, -40°C to 100°C	01	-1 <u>7</u> /	4	ns		
				25°C, -55°C to 125°C	02	-1 <u>7</u> /	3			
Delay time, H1 high to R/W high (write)	t _{d(H1H-RWH)W}			25°C, -40°C to 100°C	01	-1 <u>7</u> /	4	ns		
				25°C, -55°C to 125°C	02	-1 <u>7</u> /	3			

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 11

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $1/2/3$.0 V \leq DV _{DD} \leq 3.6 V	Temperature, T _C	Device type	Lin	nits	Unit
		$1.71 \text{ V} \leq \text{CV}_{\text{DD}} \leq 1.89 \text{ V}$ unless otherwise specified			Min	Max	=
Switching chara	cteristics o	ver recommended operating con	ditions for memory read	l/write - Co	ontinued	<u>11</u> /	
Delay time, H1 high to address valid on back-to-	t _{d(H1H-A)W}	See figure 4	25°C, -40°C to 100°C	01	-1 <u>7</u> /	4 <u>7</u> /	ns
back write cycles (write)			25°C, -55°C to 125°C	02	-1 <u>7</u> /	3 <u>7</u> /	
Valid time, data after H1 low (write)	t _{v(H1L-D)W}		25°C, -40°C to 100°C	01		6	ns
low (write)			25°C, -55°C to 125°C	02		5	
Hold time, data after H1 high (write)	t _{h(H1H-D)W}		25°C, -40°C to 100°C	01	0 <u>7</u> /	5	ns
			25°C, -55°C to 125°C	02	0 <u>7</u> /	5	
	Timing ı	equirements for XF0 and XF1 wh	nen executing LDFI or L	DII			
etup time, XF1 before H1 t _{su(XF1-H1L)}	t _{su(XF1-H1L)}	See figure 4	25°C, -40°C to 100°C	01	5		ns
low <u>7</u> /			25°C, -55°C to 125°C	02	4		
Hold time, XF1 after H1 low 7/	t _{h(H1L-XF1)}		25°C, -40°C to 100°C	01	0		ns
10W <u>11</u>			25°C, -55°C to 125°C	02	0		
Switching character	istics over ı	ecommended operating condition	ons for XF0 and XF1 who	en excecu	ting LDF	l or LDII	
Delay time, H3 high to XF0 low	t _{d(H3H-XF0L)}	See figure 4	25°C, -40°C to 100°C	01		4	ns
iow			25°C, -55°C to 125°C	02		3	
Switching chara	acteristics o	ver recommended operating cor	ditions for XF0 when ex	cecuting	STFI or	STII	
Delay time, H3 high to XF0 high 13/	t _{d(H3H-XF0H)}	See figure 4	25°C, -40°C to 100°C	01		4	ns
111g11 <u>13</u> /			25°C, -55°C to 125°C	02		3	
	Timi	ng requirements for XF0 and XF	1 when executing SIGI				
Setup time, XF1 before H1	t _{su(XF1-H1L)}	See figure 4	25°C, -40°C to 100°C	01		5	ns
low <u>7</u> /			25°C, -55°C to 125°C	02		4	
Hold time, XF1 after H1 low 7/	t _{h(H1L-XF1)}		25°C, -40°C to 100°C	01		0	ns
1044 <u>17</u>			25°C, -55°C to 125°C	02		0	

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 12

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ 3.0 V \leq DV _{DD} \leq 3.6 V	Temperature, T _C	Device type	Lin	nits	Unit
		$1.71 \text{ V} \leq \text{CV}_{\text{DD}} \leq 1.89 \text{ V}$ unless otherwise specified			Min	Max	
Switching cha	racteristics over	recommended operating cond	ditions for XF0 and XF1	when exc	ecuting	SIGI	
Delay time, H3 high to	t _{d(H3H-XF0L)}	See figure 4	25°C, -40°C to 100°C	01		4	ns
XF0 low			25°C, -55°C to 125°C	02		3	
Delay time, H3 high to	t _{d(H3H-XF0H)}		25°C, -40°C to 100°C	01		4	ns
XF0 high			25°C, -55°C to 125°C	02		3	
Switchin	ng characteristics	over recommended operatin when configured as an o		g the XF r	egister		
Valid time, XFx after H3	, , , , , , , , , , , , , , , , , , , ,	See figure 4	25°C, -40°C to 100°C	01		4	ns
high			25°C, -55°C to 125°C	02		3	
	Timing req	uirements for changing XFx fi	om output to input mo	de			
Setup time, XFx before H1 low		See figure 4	25°C, -40°C to 100°C	01	5		ns
H I IOW			25°C, -55°C to 125°C	02	4		
Hold time, XFx after H1	t _{h(H1L-XF)}		25°C, -40°C to 100°C	01	0		ns
			25°C, -55°C to 125°C	02	0		
Switching charac	teristics over rec	commended operating condition	ons for changing XFx f	rom outpu	t to inpu	ıt mode	
Disable time, XFx after	t _{dis(H3H-XF)}	See figure 4	25°C, -40°C to 100°C	01		6	ns
H3 high <u>7</u> /			25°C, -55°C to 125°C	02		5	
Switching charac	teristics over red	commended operating condition	ons for changing XFx f	om input	to outpu	ıt mode	
Delay time, H3 high to XFx switching from	t _{d(H3H-XF)}	See figure 4	25°C, -40°C to 100°C	01		4	ns
input to output			25°C, -55°C to 125°C	02		3	
		Timing requirements for	RESET				
Setup time, RESET before EXTCLK low 7/	t _{su(RESET-EXTCLKL)}	See figure 4	25°C, -40°C to 100°C	01	6	P-7 <u>14</u> /	ns
			25°C, -55°C to 125°C	02	5	P-7 <u>14</u> /	
Setup time, RESET high	t _{su(RESETH-H1L)}		25°C, -40°C to 100°C	01	6		ns
before H1 low and after ten H1 clock cycles			25°C, -55°C to 125°C	02	5		

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 13	

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ 3.0 V \leq DV _{DD} \leq 3.6 V	Temperature, T _C	Device type	Lin	nits	Unit
		$1.71 \text{ V} \le \text{CV}_{\text{DD}} \le 1.89 \text{ V}$ unless otherwise specified			Min	Max	
•	Switching charac	teristics over recommended o	perating conditions for	RESET			
Delay time, EXTCLK high	t _d (EXTCLKH-H1H)	See figure 4	25°C, -40°C to 100°C	01	2	7	ns
to H1 high <u>7</u> /			25°C, -55°C to 125°C	02	2	7	
Delay time, EXTCLK high to H1 low 7/	t _{d(EXTCLKH-H1L)}		25°C, -40°C to 100°C	01	2	7	ns
1011110W <u>17</u>		2	25°C, -55°C to 125°C	02	2	7	
Delay time, EXTCLK high to H3 low 7/	t _{d(EXTCLKH-H3L)}		25°C, -40°C to 100°C	01	2	7	ns
10 110 10W 17			25°C, -55°C to 125°C	02	2	7	
Delay time, EXTCLK high to H3 high 7/	t _{d(EXTCLKH-H3H)}	2	25°C, -40°C to 100°C	01	2	7	ns
			25°C, -55°C to 125°C	02	2	7	
Disable time, data (high impedance) from H1	t _{dis(H1H-DZ)}		25°C, -40°C to 100°C	01		7	ns
high <u>7</u> / <u>15</u> /			25°C, -55°C to 125°C	02		6	
Disable time, address (high impedance) from	t _{dis(H3H-AZ)}		25°C, -40°C to 100°C	01		7	ns
H3 high 7/			25°C, -55°C to 125°C	02		6	
Delay time, H3 high to control signals high 7/	t _{d(H3H-CONTROLH)}		25°C, -40°C to 100°C	01		4	ns
			25°C, -55°C to 125°C	02		3	
Delay time, H1 high to	t _{d(H1H-RWH)}		25°C, -40°C to 100°C	01		4	ns
R/W high <u>7</u> /			25°C, -55°C to 125°C	02		3	
Delay time, H1 high to	t _{d(H1H-IACKH)}		25°C, -40°C to 100°C	01		4	ns
IACK high 7/			25°C, -55°C to 125°C	02		3	
Disable time, asynchronous reset	t _{dis(RESETL-ASYNCH)}		25°C, -40°C to 100°C	01		7	ns
signals disabled (high impedance) from RESET low <u>7</u> / <u>16</u> /			25°C, -55°C to 125°C	02		6	

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 14

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Condition 3.0 V ≤ DV	$t_{DD} \le 3.6 \text{ V}$	Temperature, T _C	Device type	Lir	mits	Unit
		1.71 V ≤ CV unless otherw				Min	Max]
	<u> </u>	Timing requ	irements for	INT3 - INT0 response	l	<u>'</u>		l
Setup time, INT3 - INT0	t _{su(INT-H1L)}	See figure 4		25°C, -40°C to 100°C	01	5		ns
before H1 low 7/				25°C, -55°C to 125°C	02	4		
Hold time, INT3 - INT0	t _{h(H1L-INT)}			25°C, -40°C to 100°C	01		0	ns
after H1 low				25°C, -55°C to 125°C	02		0	
Pulse duration, interrupt	t _{w(INT)}			25°C, -40°C to 100°C	01	P+5	2P-5	ns
to ensure only one interrupt <u>7</u> / <u>17</u> /				25°C, -55°C to 125°C	02	P+5	2P-5	
	Switching c	haracteristics (over recomme	ended operating condit	ions for	IACK		
Delay time, H1 high to IACK low	t _{d(H1H-IACKL)}	See figure 4		25°C, -40°C to 100°C	01	-1 <u>7</u> /	4	ns
				25°C, -55°C to 125°C	02	-1 <u>7</u> /	3	
Delay time, H1 high to	t _{d(H1H-IACKH)}			25°C, -40°C to 100°C	01	-1 <u>7</u> /	4	ns
J				25°C, -55°C to 125°C	02	-1 <u>7</u> /	3	
		Timimg requ	uirements for	serial port parameters				
Cycle time, CLKX/R 7/	t _{c(SCK)}	See figure 4	CLKX/R ext	25°C, -40°C to 100°C	01	t _{c(H)} x2.6		ns
				25°C, -55°C to 125°C	02	t _{c(H)} x2.6		
			CLKX/R int	25°C, -40°C to 100°C	01	t _{c(H)} x4 <u>18</u> /	$t_{c(H)}x2^{16}$	
				25°C, -55°C to 125°C	02	t _{c(H)} x4 <u>18</u> /	$t_{c(H)}x2^{16}$	
Pulse duration, CLKX/R	t _{w(SCK)}		CLKX/R ext	25°C, -40°C to 100°C	01	t _{c(H)} +5		ns
high/low				25°C, -55°C to 125°C	02	t _{c(H)} +5		
			CLKX/R int	25°C, -40°C to 100°C	01	[t _{c(SCK)} /2]-4	[t _{c(SCK)} /2]+4	
			<u>7</u> /	25°C, -55°C to 125°C	02	[t _{c(SCK)} /2]-4	$[t_{c(SCK)}/2]+4$	
Rise time, CLKX/R 7/	$t_{r(SCK)}$	See figure 4		25°C, -40°C to 100°C	01		3	ns
				25°C, -55°C to 125°C	02		3	
Fall time, CLKX/R 7/	$t_{f(SCK)}$			25°C, -40°C to 100°C	01		3	ns
				25°C, -55°C to 125°C	02		3	

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 15

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Condition 3.0 V ≤ DV	$V_{DD} \leq 3.6 \text{ V}$	Temperature, T _C	Device type	Liı	mits	Unit
			$1.71 \text{ V} \le \text{CV}_{\text{DD}} \le 1.89 \text{ V}$ unless otherwise specified			Min	Max	
	Tim	nimg requireme	ents for serial	port parameters - Cont	inued			
Setup time, DR before	t _{su(DR-CLKRL)}	See figure 4	CLKR ext	25°C, -40°C to 100°C	01	4		ns
CLKR low 7/	W <u>/</u> /			25°C, -55°C to 125°C	02	4		
			CLKR int	25°C, -40°C to 100°C	01	5		
				25°C, -55°C to 125°C	02	5		
Hold time, DR after	t _{h(CLKRL-DR)}	-	CLKR ext	25°C, -40°C to 100°C	01	3		ns
CLKR low 7/				25°C, -55°C to 125°C	02	3		
			CLKR int	25°C, -40°C to 100°C	01	0		
				25°C, -55°C to 125°C	02	0		
Setup time, FSR before	t _{su(FSR-CLKRL)}		CLKR ext	25°C, -40°C to 100°C	01	4		ns
CLKR low 7/				25°C, -55°C to 125°C	02	4		
			CLKR int	25°C, -40°C to 100°C	01	5		
				25°C, -55°C to 125°C	02	5		
Hold time, FSX/R input	t _{h(SCKL-FS)}		CLKX/R ext	25°C, -40°C to 100°C	01	3		ns
after CLKX/R low 7/				25°C, -55°C to 125°C	02	3		
			CLKX/R int	25°C, -40°C to 100°C	01	0		
				25°C, -55°C to 125°C	02	0		
Setup time, external FSX	t _{su(FSX-CLKX)}		CLKX ext	25°C, -40°C to 100°C	01	-[t _{c(H)} -6]	[t _{c(SCK)} /2]-6	ns
before CLKX 7/				25°C, -55°C to 125°C	02	-[t _{c(H)} -6]	[t _{c(SCK)} /2]-6	
			CLKX int	25°C, -40°C to 100°C	01	-[t _{c(H)} -10]	t _{c(SCK)} /2	
				25°C, -55°C to 125°C	02	-[t _{c(H)} -10]	t _{c(SCK)} /2	
Switchi	ng character	istics over rec	ommended o _l	perating conditions for	serial po	rt paramete	ers	•
Delay time, H1 high to	t _{d(H1H-SCK)}	See figure 4		25°C, -40°C to 100°C	01		4	ns
internal CLKX/R 7/				25°C, -55°C to 125°C	02		4	
Delay time, CLKX to DX	t _{d(CLKX-DX)}	See figure 4	CLKX ext	25°C, -40°C to 100°C	01		6	ns
valid				25°C, -55°C to 125°C	02		6	
			CLKX int	25°C, -40°C to 100°C	01		5	
			<u>7</u> /	25°C, -55°C to 125°C	02		5	

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 16	

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Condition 3.0 V ≤ DV	$I_{DD} \leq 3.6 \text{ V}$	Temperature, T _C	Device type	Lim	its	Unit
		$1.71 \text{ V} \leq \text{CV}_{\text{DD}} \leq 1.89 \text{ V}$ unless otherwise specified				Min	Max	1
Switching cha	racteristics	over recomme	nded operatii	ng conditions for serial	port para	ameters – Co	ntinued	
Delay time, CLKX to	t _{d(CLKX-FSX)}	See figure 4	CLKX ext	25°C, -40°C to 100°C	01		5	ns
internal FSX high/low				25°C, -55°C to 125°C	02		5	
			CLKX int	25°C, -40°C to 100°C	01		4	1
			<u>7</u> /	25°C, -55°C to 125°C	02		4	1
Delay time, CLKX to first	t _{d(CLKX-DX)V}		CLKX ext	25°C, -40°C to 100°C	01		4	ns
DX bit, FSX precedes CLKX high				25°C, -55°C to 125°C	02		4	1
			CLKX int	25°C, -40°C to 100°C	01		5	
			<u>7</u> /	25°C, -55°C to 125°C	02		5	1
Delay time, FSX to first	t _{d(FSX-DX)V}	See figure 4		25°C, -40°C to 100°C	01		6	ns
DX bit, CLKX precedes FSX				25°C, -55°C to 125°C	02		6	
Disable time, DX high	t _{dis(CLKX-DXZ)}			25°C, -40°C to 100°C	01		6	ns
impedance following last data bit from CLKX high				25°C, -55°C to 125°C	02		6	
	•	Timing r	equirements	for HOLD/HOLDA		-		_
Setup time, HOLD before	t _{su(HOLD-H1L)}	See figure 4		25°C, -40°C to 100°C	01	3		ns
H1 low				25°C, -55°C to 125°C	02	4		
Pulse duration, HOLD	t _{w(HOLD)}			25°C, -40°C to 100°C	01	3t _{c(H)}		ns
low <u>7</u> /				25°C, -55°C to 125°C	02	3t _{c(H)}		
Swite	ching charac	teristics over	recommende	d operating conditions	for HOLI) HOLDA		
Valid time, HOLDA	t _{v(H1L-HOLDA)}	See figure 4		25°C, -40°C to 100°C	01	-1	4	ns
after H1 low 7/				25°C, -55°C to 125°C	02	-1	3	
Pulse duration, HOLDA	t _{w(HOLDA)}			25°C, -40°C to 100°C	01	2t _{c(H)} -4		ns
low <u>7</u> /				25°C, -55°C to 125°C	02	2t _{c(H)} -4		1
Delay time, H1 low to	t _{d(H1L-SH)} H	1		25°C, -40°C to 100°C	01	-1	4	ns
STRB high for a HOLD				25°C, -55°C to 125°C	02	-1	3	7
Disable time, STRB to	t _{dis(H1L-S)}	1		25°C, -40°C to 100°C	01		5	ns
the high-impedance state from H1 low				25°C, -55°C to 125°C	02		4	

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 17

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $\underline{1}/\underline{2}/$ $3.0 \text{ V} \le \text{DV}_{\text{DD}} \le 3.6 \text{ V}$	Temperature, T _C	Device type	Lir	nits	Unit
		$1.71 \text{ V} \leq \text{CV}_{\text{DD}} \leq 1.89 \text{ V}$ unless otherwise specified		-	Min	Max	
Switching of	characterist	ics over recommended ope	erating conditions for H	OLD/HO	LDA - Cont	inued	
Enable time, STRB	t _{en(H1L-S)}	See figure 4	25°C, -40°C to 100°C	01		5	ns
enabled (active) from H1 low			25°C, -55°C to 125°C	02		4	
Disable time, R/W to	t _{dis(H1L-RW)}		25°C, -40°C to 100°C	01		5	ns
the high-impedance state from H1 low <u>7</u> /			25°C, -55°C to 125°C	02		5	
Enable time, R/W	t _{en(H1L-RW)}		25°C, -40°C to 100°C	01		5	ns
enabled (active) from H1 low			25°C, -55°C to 125°C	02		4	
Disable time, address to	t _{dis(H1L-A)}		25°C, -40°C to 100°C	01		5	ns
the high-impedance state from H1 low <u>7</u> /			25°C, -55°C to 125°C	02		4	
Enable time, address	t _{en(H1L-A)}		25°C, -40°C to 100°C	01		5	ns
enabled (valid) from H1 low			25°C, -55°C to 125°C	02		5	
Disable time, data to the	t _{dis(H1H-D)}		25°C, -40°C to 100°C	01		5	ns
high-impedance state from H1 high <u>7</u> /			25°C, -55°C to 125°C	02		4	
	Timin	g requirements for periphe	ral pin general-purpose	e I/O <u>19</u> /			
Setup time, general- purpose input before	t _{su(GPIO-H1L)}	See figure 4	25°C, -40°C to 100°C	01	4		ns
H1 low <u>7</u> /			25°C, -55°C to 125°C	02	3		
Hold time, general- purpose input after H1	t _{h(H1L-GPIO)}		25°C, -40°C to 100°C	01	0		ns
low <u>7</u> /			25°C, -55°C to 125°C	02	0		
Switching charac	teristics ov	er recommended operating	conditions for periphe	ral pin ge	neral-purpo	se I/O <u>19</u> /	
Delay time, H1 high to general-purpose output	t _{d(H1H-GPIO)}	See figure 4	25°C, -40°C to 100°C	01		5	ns
general-purpose output			25°C, -55°C to 125°C	02		4	
Disable time, general- purpose output from H1	t _{dis(H1H)}		25°C, -40°C to 100°C	01		7	ns
high			25°C, -55°C to 125°C	02		5	
	_	Timing requirement	ents for timer pin	, ·			
Setup time, TCLK external before H1 low 7/ 20/	t _{su(TCLK-H1L)}	See figure 4	25°C, -40°C to 100°C	01	4		ns
25.0.0 111 10W <u>11</u> 201			25°C, -55°C to 125°C	02	3		

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 18

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $1/2/3.0 \text{ V} \le \text{DV}_{DD} \le 3.6 \text{ V}$ 1.71 V $\le \text{CV}_{DD} \le 1.89 \text{ V}$		Temperature, T _C	Device type	Lin	nits	Unit
		$1.71 \text{ V} \leq \text{CV}_{\text{I}}$ unless otherwi				Min	Max	
		Timing req	uirements fo	or timer pin - Continued	l	<u> </u>		
Hold time, TCLK external	t _{h(H1L-TCLK)}	See figure 4		25°C, -40°C to 100°C	01	0		ns
after H1 low 20/				25°C, -55°C to 125°C	02	0		
S	Switching cha	aracteristics ov	er recomme	ended operating condition	ons for t	imer pin		
Delay time, H1 high to	t _{d(H1H-TCLK)}	See figure 4		25°C, -40°C to 100°C	01		4	ns
TCLK internal valid				25°C, -55°C to 125°C	02		3	
Cycle time, TCLK	t _{c(TCLK)}		TCLK ext	25°C, -40°C to 100°C	01	t _{c(H)} x2.6		ns
<u>7</u> / <u>21</u> /				25°C, -55°C to 125°C	02	t _{c(H)} x2.6		
			TCLK int	25°C, -40°C to 100°C	01	t _{c(H)} x2	t _{c(H)} x2 ³²	
				25°C, -55°C to 125°C	02	t _{c(H)} x2	t _{c(H)} x2 ³²	
Pulse duration, TCLK	t _{w(TCLK)}	=	TCLK ext	25°C, -40°C to 100°C	01	t _{c(H)} +6		ns
<u>7</u> / <u>21</u> /				25°C, -55°C to 125°C	02	t _{c(H)} +5		
			TCLK int	25°C, -40°C to 100°C	01	[t _{c(TCLK)} /2]-4	[t _{c(TCLK)} /2]+4	
				25°C, -55°C to 125°C	02	[t _{c(TCLK)} /2]-4	[t _{c(TCLK)} /2]+4	
	Switching c	haracteristics	over recomr	nended operating cond	itions for	SHZ		
Disable time, SHZ low to	t _{dis(SHZ)}	See figure 4		25°C, -40°C to 100°C	01	0	8	ns
all outputs, I/O pins disabled (high impedance) 7/				25°C, -55°C to 125°C	02	0	8	
· / <u>-</u>		Ti	iming for tes	t access port	1			
Setup time, TMS/TDI to	t _{su(TMH-TCKH)}	See figure 4		25°C, -40°C to 100°C	01	5		ns
TCK high 7/				25°C, -55°C to 125°C	02	5		
Hold time, TMS/TDI from	t _{h(TCKH-TMH)}	-		25°C, -40°C to 100°C	01	5		ns
TCK high 7/				25°C, -55°C to 125°C	02	5		
Delay time, TCK low to	t _{d(TCKL-TDOV)}	1		25°C, -40°C to 100°C	01	0	10	ns
TDO valid <u>7</u> /				25°C, -55°C to 125°C	02	0	10	
Rise time, TCK 7/	t _{r(TCK)}	1		25°C, -40°C to 100°C	01		3	ns
				25°C, -55°C to 125°C	02		3	
Fall time, TCK 7/	t _{f(TCK)}	1		25°C, -40°C to 100°C	01		3	ns
				25°C, -55°C to 125°C	02		3	


See footnotes on next page.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 19

TABLE I. Electrical performance characteristics - Continued.

- 1/ All voltage values are with respect to V_{SS}.
- 2/ For test conditions shown as Min or Max, use the appropriate value specified in section 1.4, herein.
- 3/ Pins with internal pullup devices: TDI, TCK, and TMS. Pins with internal pulldown devices: TRST.
- 4/ Pins D0 D31 include internal bus keepers that maintain valid logic levels when the bus is not driven.
- 5/ Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern at the maximum rate possible.
- 6/ fx is the PLL output clock frequency.
- 7/ Not production tested.
- 8/ Duty cycle is defined as $100xt_1/(t_1+t_2)$ %.
- 9/ This circuit is intended for series resonant fundamental mode operation.
- 10/ Signal amplitude is dependent on the crystal and load used.
- 11/ These timings assume a similar loading of 30 pF on all pins.
- $\underline{12}$ / P = $t_{c(H)}$ /2 (when duty cycle equals 50%).
- 13/ XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is also driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store is not driven until the store can execute.
- 14/ $P = t_{c(EXTCLK)}$.
- 15/ High impedance for data bus is limited to nominal bus keeper $Z_{OUT} = 15 \text{ k}\Omega$.
- 16/ Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
- <u>17</u>/ $P = t_{c(H)}$.
- 18/ A cycle time of t_{c/H)}x2 is possible when the device is operated at lower CPU frequencies.
- 19/ Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.
- 20/ These requirements are applicable for a synchronous input clock.
- 21/ These requirements are applicable for an asynchronous input clock.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 20



NOTES:

- All linear dimensions are in millimeters (inches).
 This case outline is subject to change without notice.
- 4. Fall within JEDEC MS-026.


FIGURE 1. Case outlines.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 21

	Dimer	nsions		
Symbol	Millimeters			
	Min	Max		
А		1.60		
A1	1.35	1.45		
A2	0.05			
b	0.17	0.27		
С	0.13 NOM			
D/E	21.80	22.20		
D1/E1	19.80	20.20		
D2/E2	17.50	TYP		
е	0.59 BSC			
L	0.45	0.75		

FIGURE 1. <u>Case outlines</u> - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	0
COLUMBUS, OHIO	A	16236	V62/0361	
	REV		PAGE 22	



NOTES:

- 1. All linear dimensions are in millimeters (inches).
- 2. This case outline is subject to change without notice.

	Dimensions			
Symbol	Millimeters			
	Min	Max		
А		2.40		
A1	0.35	0.50		
A2	0.34	0.56		
b	0.45	0.55		
D/E	11.85	12.15		
D1/E1	9.60 TYP			
е	0.80 BSC			

FIGURE 1. Case outlines - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. V62/03610
COLUMBUS, OHIO	A	16236	
		REV	PAGE 23




FIGURE 2. Functional block diagram.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
	REV		PAGE 24	

Case outline			Х		
Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /
1	A20	25	V _{SS}	49	V _{SS}
2	V _{SS}	26	А3	50	D31
3	A19	27	A2	51	D30
4	A18	28	CV _{DD}	52	D29
5	A17	29	A1	53	DV _{DD}
6	DV _{DD}	30	A0	54	D28
7	A16	31	DV _{DD}	55	D27
8	A15	32	PAGE3	56	V _{SS}
9	V _{SS}	33	PAGE2	57	D26
10	A14	34	V _{SS}	58	D25
11	A13	35	PAGE1	59	D24
12	CV _{DD}	36	PAGE0	60	DV_DD
13	A12	37	DV_DD	61	D23
14	A11	38	H1	62	D22
15	DV _{DD}	39	H3	63	V _{SS}
16	A10	40	V _{SS}	64	D21
17	A9	41	STRB	65	D20
18	V _{SS}	42	R/W	66	CV _{DD}
19	A8	43	DV _{DD}	67	D19
20	A7	44	ĪACK	68	D18
21	A6	45	RDY	69	DV_DD
22	A5	46	CV _{DD}	70	D17
23	DV _{DD}	47	HOLD	71	D16
24	A4	48	HOLDA	72	V _{SS}

FIGURE 3. <u>Terminal connections</u>.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 25	

Case outline			Х		
Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /
73	D15	97	Vss	121	ĪNT1
74	D14	98	TCK	122	ĪNT0
75	D13	99	TDO	123	CV _{DD}
76	D12	100	TDI	124	EDGEMODE
77	DV _{DD}	101	CV _{DD}	125	MCBL/MP
78	D11	102	TMS	126	V _{SS}
79	D10	103	TRST	127	RESET
80	V _{SS}	104	DR0	128	SHZ
81	D9	105	Vss	129	DV_DD
82	D8	106	FSR0	130	EXTCLK
83	CV _{DD}	107	CLKR0	131	PLLV _{DD} <u>2</u> /
84	D7	108	DV_{DD}	132	XOUT
85	D6	109	CLKX0	133	XIN
86	DV_{DD}	110	FSX0	134	PLLV _{SS} 2/
87	D5	111	DX0	135	CLKMD1
88	D4	112	V_{SS}	136	CLKMD0
89	V _{SS}	113	TCLK1	137	CV _{DD}
90	D3	114	TCLK0	138	RSV1
91	D2	115	DV_DD	139	RSV0
92	D1	116	XF1	140	V _{SS}
93	D0	117	XF0	141	A23
94	DV_{DD}	118	V _{SS}	142	A22
95	EMU1	119	ĪNT3	143	DV_{DD}
96	EMU0	120	ĪNT2	144	A21

FIGURE 3. <u>Terminal connections</u> – Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.)
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 26	

 $[\]begin{array}{ll} \underline{1}/ & \mathsf{DV_{DD}} \text{ is the power supply for the I/O pins while } \mathsf{CV_{DD}} \text{ is the power supply for the core } \mathsf{CPU}. \\ & \mathsf{V_{SS}} \text{ is the ground for both the I/O pins and the core } \mathsf{CPU}. \\ \underline{2}/ & \mathsf{PLLV_{DD}} \text{ and } \mathsf{PLLV_{SS}} \text{ are isolated } \mathsf{PLL} \text{ supply pins that should be externally connected to } \\ & \mathsf{CV_{DD}} \text{ and } \mathsf{V_{SS}}, \text{ respectively.} \end{array}$

Case outline			Υ		
Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /
A1	DV _{DD}	B12	DV _{DD}	D10	FSX
A2	A22	B13	CLKR0	D11	DR0
А3	CV _{DD}	C1	A16	D12	CV _{DD}
A4	PLLV _{SS} 2/	C2	A17	D13	TDO
A5	PLLV _{DD} <u>2</u> /	C3	A19	E1	A13
A6	DV_{DD}	C4	V _{SS}	E2	A14
A7	EDGEMODE	C5	CLKMD0	E3	CV _{DD}
A8	CV _{DD}	C6	EXTCLK	E4	A15
A9	ĪNT3	C7	V _{SS}	E10	TMS
A10	DV_{DD}	C8	ĪNT0	E11	TDI
A11	TCLK1	C9	V _{SS}	E12	EMU1
A12	DX	C10	TCLK0	E13	V _{SS}
A13	V _{SS}	C11	V _{SS}	F1	DV_{DD}
B1	V _{SS}	C12	FSR0	F2	A12
B2	A20	C13	TRST	F3	A10
В3	A23	D1	V _{SS}	F4	A11
B4	RSV0	D2	DV _{DD}	F10	TCK
B5	CLKMD1	D3	A18	F11	DV_{DD}
В6	XIN	D4	A21	F12	EMU0
В7	RESET	D5	RSV1	F13	D2
B8	MCBL/MP	D6	XOUT	G1	A8
В9	ĪNT1	D7	SHZ	G2	A9
B10	XF0	D8	ĪNT2	G3	V _{SS}
B11	CLKX0	D9	XF1	G4	A7

FIGURE 3. <u>Terminal connections</u> - Continued.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NC	
COLUMBUS, OHIO	A	16236	V62/036	
		REV	PAGE 2	7

Case outline			Υ		
Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /	Pin number	Pin name <u>1</u> /
G10	D1	K5	HOLDA	M3	V_{SS}
G11	D3	K6	D31	M4	STRB
G12	D0	K7	D28	M5	RDY
G13	Vss	K8	D22	M6	Vss
H1	A6	K9	D18	M7	D27
H2	DV_DD	K10	D12	M8	DV_{DD}
НЗ	A5	K11	V _{SS}	M9	D24
H4	A4	K12	D11	M10	D21
H10	D4	K13	D10	M11	D20
H11	DV_{DD}	L1	PAGE2	M12	D16
H12	D6	L2	V _{SS}	M13	D13
H13	D5	L3	H1	N1	DV_{DD}
J1	V _{SS}	L4	R/W	N2	H3
J2	A0	L5	CV_DD	N3	PAGE1
J3	CV _{DD}	L6	D29	N4	DV_{DD}
J4	А3	L7	V_{SS}	N5	HOLD
J10	D7	L8	D25	N6	D30
J11	D8	L9	CV _{DD}	N7	DV_{DD}
J12	D9	L10	D17	N8	D26
J13	CV _{DD}	L11	D14	N9	D23
K1	A2	L12	D15	N10	V _{SS}
K2	A1	L13	DV_{DD}	N11	D19
K3	PAGE3	M1	DV_DD	N12	DV_DD
K4	IACK	M2	PAGE0	N13	V _{SS}

FIGURE 3. <u>Terminal connections</u> – Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO	
COLUMBUS, OHIO	A	16236	V62/036	
		REV	PAGE :	28

 $[\]begin{array}{ll} \underline{1}/ & \mathsf{DV_{DD}} \text{ is the power supply for the I/O pins while } \mathsf{CV_{DD}} \text{ is the power supply for the core } \mathsf{CPU}. \\ & \mathsf{V_{SS}} \text{ is the ground for both the I/O pins and the core } \mathsf{CPU}. \\ \underline{2}/ & \mathsf{PLLV_{DD}} \text{ and } \mathsf{PLLV_{SS}} \text{ are isolated } \mathsf{PLL} \text{ supply pins that should be externally connected to } \\ & \mathsf{CV_{DD}} \text{ and } \mathsf{V_{SS}}, \text{ respectively.} \end{array}$




TEST CIRCUIT

NOTES: $I_{OL} = 4.0 \text{ mA}$ (all outputs) for dc levels test.

 I_{OL} and I_{OH} are adjusted during ac timing analysis to achieve an ac termination of $50\Omega.$

 $V_{LOAD} = DV_{DD}/2$.

 $C_T = 40 \text{ pF}$, typical load-circuit capacitance.



ON-CHIP OSCILLATOR CIRCUIT


Frequency (MHz)	$Rd\left(\Omega\right)$	C1 (pF)	C2 (pF)	CL (pF) 1/	RL (Ω) <u>1</u> /
2	4700	18	18	12	200
5	2200	18	18	12	60
10	470	15	15	12	30
15	0	15	12	12	25
20	0	9	9	10	25


^{1/} CL and RL are typical internal series load capacitance and resistance of the crystal.

TYPICAL CRYSTAL CIRCUIT LOADING

FIGURE 4. Test circuit and timing waveforms.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	,
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 29	






NOTE: EXTCLK is held low.

FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 30




TIMING FOR MEMORY(STRB=0 AND PAGEx=0)READ

NOTE: STRB remains low during back-to-back read operation.

FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 31



TIMING FOR MEMORY(STRB=0 AND PAGEx=0)WRITE

FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 32



TIMING FOR XFO AND XF1 WHEN EXECUTING LDFI OR LDII

FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 33




TIMING FOR XFO WHEN EXECUTING AN STFI OR STII

FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 34



TIMING FOR XFO AND XF1 WHEN EXECUTING SIGI




TIMING FOR LOADING XF REGISTER WHEN CONFIGURED AS AN OUTPUT PIN

NOTE: OUTXFx represents either bit 2 or 6 of the IOF register.


FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 35



TIMING FOR CHANGING XFx FROM OUTPUT TO INPUT MODE

NOTE: I/OxFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of ther IOF register.




TIMING FOR CHANGING XFx FROM INPUT TO OUTPUT MODE

NOTE: I/OxFx represents either bit 1 or bit 5 of the IOF register.

FIGURE 4. Test circuit and timing waveforms - Continued.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 36



- 1. Clock circuit is configured in 'C31-compatible divide-by-2 mode. If configured for x1 mode, EXTCLK directly drives H3.
- 2. Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
- 3. RESET is a synchronous input that can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle is possible.
- 4. In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In microcomputer mode, the reset vector is fetched twice, with no software wait states.
- 5. The address and PAGE3 PAGE0 outputs are placed in a high-impedance state during reset requiring a nominal 10-22 kΩ pullup. If not, undesirable spurious reads can occur when these outputs are not driven.

FIGURE 4. Test circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 37	



INT3-INTO RESPONSE TIMING

- 1. Falling edge of H1 just detects $\overline{\text{INTx}}$ falling edge.
- 2. Falling edge of H1 detects second $\overline{\text{INTx}}$ low, however flag clear takes precedence.
- 3. Nominal width.
- 4. Falling edge of H1 misses previous $\overline{\text{INTx}}$ low as $\overline{\text{INTx}}$ rises.

FIGURE 4. Test circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 38	





FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 39	



- 1. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
- 2. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.

FIGURE 4. Test circuit and timing waveforms - Continued.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 40



- 1. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
- 2. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.
- 3. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

FIGURE 4. Test circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 41




TIMING FOR HOLD/HOLDA (AFTER WRITE)

NOTE: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.

FIGURE 4. Test circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 42




TIMING FOR HOLD/HOLDA (AFTER READ)

NOTE: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.


FIGURE 4. Test circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 43



CHANGE OF PERIPHERAL PIN FROM GENERAL-PURPOSE OUTPUT TO INPUT MODE TIMING

NOTE: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.




CHANGE OF PERIPHERAL PIN FROM GENERAL-PURPOSE INPUT TO OUTPUT MODE TIMING

NOTE: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

FIGURE 4. Test circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 44



TIMER PIN TIMING, INPUT






FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.

TIMER PIN TIMING, OUTPUT

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 45



NOTE: Enabling SHZ destroys the device register and memory contents. Assert SHZ = 1 and reset the device to restore it to a known condition.



TEST ACCESS PORT TIMINGS

FIGURE 4. <u>Test circuit and timing waveforms</u> - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 46

Instruction name	Instruction code
EXTEST	00000000
BYPASS	11111111
SAMPLE	0000010
HIGHZ	00000110
PRIVATE1 <u>1</u> /	00000011
PRIVATE2 <u>1</u> /	00100000
PRIVATE3 <u>1</u> /	00100001
PRIVATE4 <u>1</u> /	00100010
PRIVATE5 <u>1</u> /	00100011
PRIVATE6 <u>1</u> /	00100100
PRIVATE7 <u>1</u> /	00100101
PRIVATE8 <u>1</u> /	00100110
PRIVATE9 <u>1</u> /	00100111
PRIVATE10 <u>1</u> /	00101000
PRIVATE11 <u>1</u> /	00101001

Boundary is only one dummy cell Boundary is only one dummy cell

 $\underline{1}/$ Use of private opcodes could cause the device to operate in an unexpected manner.

FIGURE 5. Boundary scan instruction code.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 47

4.0 QUALITY ASSURANCE PROVISIONS

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5.0 PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6.0 NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
 - 6.3 Terminal functions. The terminal functions used herein are defined in the following table II.

TABLE II. Terminal functions.

Terminal name	Type <u>1</u> /	Description		Conditions who signal is Z type	
		Primary-bus interface			
D31 – D0	I/O/Z	32-bit data port.	S	Н	R
		Data port bus keepers.	S		
A23 – A0	O/Z	24-bit address port.	S	Н	R
R/W	O/Z	Read/Write. R/W is high when a read is performed and low when a write is performed over ther parallel interface.	S	Н	R
STRB	O/Z	Strobe. For all external-accesses.	S	Н	
PAGE0 - PAGE3	O/Z	Page strobes. Four decoded page strobes for external access.	S	Н	R
RDY	I	Ready. RDY indicates that the external device is prepared for a transaction completion.			
HOLD	I	Hold. When \overline{HOLD} is a logic low, any ongoing transaction is completed. A23 – A0, D31 – D0, \overline{STRB} , and R/\overline{W} are placed in the high-impedance state and all transactions over the primary-bus interface are held until \overline{HOLD} becomes a logic high or until the NOHOLD bit of the primary-bus-control register is set.			

See footnotes at end table.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 48

TABLE II. <u>Terminal functions</u> - Continued.

Terminal name	Type <u>1</u> /	Description	Conditions when signal is Z type 2
		Primary-bus interface – Continued	
HOLDA	O/Z	Hold acknowledge. HOLDA is generated in response to a logic-low on HOLD. HOLDA indicates that A23 – A0, D31 – D0, STRB, and R/W are in the high-impedance state and that all transactions over the bus are held. HOLDA is high in response to a logic-high of HOLD or the NOHOLD bit of the primary-bus-control register is set.	S
	_	Control signals	
RESET	I	Reset. When RESET is a logic low, the device is in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.	
EDGEMODE	I	Edge mode. Enables interrupt edge mode detection.	
INT3 - INTO	I	External interrupts.	
ĪACK	O/Z	Internal acknowledge. IACK is generated by the IACK instruction. IACK can be used to indicate when a section of code is being executed.	S
MCBL/MP	I	Microcomputer bootloader/microprocessor mode-select.	
SHZ	I	Shutdown high impedance. When active, \overline{SHZ} places all pins in the high-impedance state. \overline{SHZ} can be used for board-level testing or to ensure that no dual-drive conditions occur. Caution: A low on \overline{SHZ} corrupts the device memory and register contents. Reset the device with \overline{SHZ} high to restore it to a known operating condition.	
XF1, XF0	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instruction.	S R
		Serial port 0 signals	
CLKR0	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.	S R
CLKX0	I/O/Z	Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.	S R
DR0	I/O/Z	Data-receive. Serial port 0 receives serial data on DR0.	S R
DX0	I/O/Z	Data-transmit output. Serial port 0 transmits serial data on DX0.	S R
FSR0	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive process using DR0.	S R
FSX0	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit process using DX0.	S R

See footnotes at end table.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 49	

TABLE II. <u>Terminal functions</u> - Continued.

Terminal name	Type <u>1</u> /	Description	Conditions when signal is Z type 2/
		Timer signals	
TCLK0	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S R
TCLK1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S R
		Supply and oscillator signals	
H1	O/Z	External H1 clock.	S
H3	O/Z	External H3 clock.	S
CV _{DD}	I	+V _{DD} . Dedicated 1.8-V power supply for the core CPU. All must be connected to a common supply plane. 3/	
DV_DD	I	+V _{DD} . Dedicated 3.3-V power supply for the I/O pins. All must be connected to a common supply plane. 3/	
V _{SS}	I	Ground. All grounds must be connected to a common ground plane.	
PLLV _{DD}	ı	Internally isolated PLL supply. Connect to CV _{DD} (1.8 V).	
PLLV _{SS}	ı	Internally isolated PLL ground. Connect to Vss.	
EXTCLK	I	External clock. Logic level compatible clock input. If the XIN/XOUT oscillator is used, tie this pin to ground.	
XOUT	0	Clock out. Output from the internal-crystal oscillator. If a crystal is not used, XOUT should be left unconnected.	
XIN	I	Clock in. Internal-oscillator input from a crystal. If EXTCLK is used, tie this pin to ground.	
CLKMD0, CLKMD1	I	Clock mode select pins.	
RSV0, RSV1	I	Reserved. Use individual pullups to DV _{DD} .	
		JTAG emulation	
EMU1, EMU0	I/O	Emulation pins 0 and 1. Use individual pullups to DV _{DD} .	
TDI	ı	Test data input.	
TDO	0	Test data output.	
TCK	I	Test clock.	
TMS	I	Test mode select.	
TRST	I	Test reset.	

 $[\]underline{1}$ / I = input, O = output, Z = high-impedance state.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03610	
		REV	PAGE 50	

6.4 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item.

Vendor item drawing administrative control number 1/	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/03610-01XE	01295	SM320VC33PGEA120EP	SM320VC33PGEA120EP
V62/03610-02YE	01295	SM320VC33GNMM150EP	SM320VC33GNMM150EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

01295 Texas Instruments, Inc. Semiconductor Group

8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

Point of contact: U.S. Highway 75 South

P.O. Box 84, M/S 853 Sherman, TX 75090-9493

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03610
		REV	PAGE 51